



Minimum and Maximum Mode

System and Timings

By,

Hitha Paulson

Assistant Professor, Dept of Computer Science

LF College, Guruvayoor




◆ **Pin 33 ($\overline{MN/MX}$)**

◆ **Minimum mode**

used for small system with a single processor

◆ **Maximum mode**

used for medium system to large system includes two or more processors.



(a) 8086 pin diagram




MINIMUM MODE



Minimum Mode Pins

Pin	Symbol	In/Out 3-State	Description
24	$\overline{\text{INTA}}$	0-3	Indicates recognition of an interrupt request. Consists of two negative going pulses in two consecutive bus cycles.
25	ALE	0	Outputs a pulse at the beginning of the bus cycle and is to indicate an address is available on the address pins.
26	$\overline{\text{DEN}}$	0-3	Output during the latter portion of the bus cycle and is to inform the transceivers that the CPU is ready to send or receive data.
27	$\text{DI}/\overline{\text{R}}$	0-3	Indicates to the set of transceivers whether they are to transmit (1) or receive (0) data.
28 ¹	$\text{M}/\overline{\text{IO}}$	0-3	Distinguishes a memory transfer from an I/O transfer. For a memory transfer it is 1.
29	$\overline{\text{WR}}$	0-3	When 0, it indicates a write operation is being performed. It is used in conjunction with pins 28 ($\text{M}/\overline{\text{IO}}$) and 32 ($\overline{\text{RD}}$) to specify the type of transfer.
30	HLDA	0	Outputs a bus grant to a requesting master. Pins with tristate gates are put in high impedance state while HLDA=1.
31	HOLD	1	Receives bus requests from bus masters. The 8086/8088 will not gain control of the bus until this signal is dropped.

¹For the 8088, the symbol is $\text{IO}/\overline{\text{M}}$ and a 1 indicates an I/O transfer.






Fig.1.9(a) Read Cycle Timing Diagram for Minimum Mode




Fig.1.9(b) Write Cycle Timing Diagram for Minimum Operation




MAXIMUM MODE



Maximum Mode Pins

Pin	Symbol	In/Out 3-State	Description																																				
24,25	QS1, QS0	0	Reflects the status of the instruction queue. This status indicates the activity in the queue during the previous clock cycle - see Chap. 11.																																				
26,27,28	$\overline{S0}, \overline{S1}, \overline{S2}$	0-3	Indicates the type of transfer to take place during the current bus cycle: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>$\overline{S2}$</th> <th>$\overline{S1}$</th> <th>$\overline{S0}$</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O port</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O port</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Instruction fetch</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Inactive - passive</td> </tr> </tbody> </table> <p>(1 represents high and 0 represents low.) The status becomes active prior to the beginning of a bus cycle and returns to inactive during the later part of the cycle.</p>	$\overline{S2}$	$\overline{S1}$	$\overline{S0}$		0	0	0	Interrupt acknowledge	0	0	1	Read I/O port	0	1	0	Write I/O port	0	1	1	Halt	1	0	0	Instruction fetch	1	0	1	Read memory	1	1	0	Write memory	1	1	1	Inactive - passive
$\overline{S2}$	$\overline{S1}$	$\overline{S0}$																																					
0	0	0	Interrupt acknowledge																																				
0	0	1	Read I/O port																																				
0	1	0	Write I/O port																																				
0	1	1	Halt																																				
1	0	0	Instruction fetch																																				
1	0	1	Read memory																																				
1	1	0	Write memory																																				
1	1	1	Inactive - passive																																				
29	\overline{LOCK}	0-3	Indicates the bus is not to be relinquished to other potential bus masters. It is initiated by a LOCK instruction prefix and is maintained until the end of the next instruction - see Chap. 11. It is also active during and between the two \overline{INTA} pulses.																																				
30	$\overline{RQ/GT1}$	I/O	For inputting bus requests and outputting bus grants.																																				
31	$\overline{RQ/GT0}$	I/O	Same as $\overline{RQ/GT1}$ except that a request on $\overline{RQ/GT0}$ has higher priority.																																				






Fig. 1.11(a) Memory Read Timing in Maximum Mode




Fig 1.11(b) Memory Write Timing in Maximum Mode