
# 8086 – Signal Description

Ву,

Hitha Paulson Assistant Professor, Dept of Computer Science LF College, Guruvayoor



Copyright 1981.)

## 3 Groups

Common pins for min/max

Pins in max mode

Pins in min mode

#### Common Pins - Min/Max Modes

		5	
Pin(s)	Symbol	In/Out 3-State	Description
1	GND		Ground
2-161	AD14-ADO	I/0-3	Outputs address during the first part of the bus cycle and inputs or outputs data during
			the remaining part of the bus cycle.
17 hoèraga	NMI	1	Nonmaskable interrupt request - positive-going edge triggered.
18	INTR	I	Maskable interrupt request - level triggered
192	CLK		Clock - 33% duty cycle, maximum rate depends on CPU model 5 MHz for 8086 8 MHz for 8086-2 10 MHz for 8086-1

### Common Pins - Min/Max Modes

20	GND		Ground
21	RESET	1	Terminates activity, clears PSW, IP, DS, SS, ES, and the instruction queue, and sets CS to FFFF. Processing begins at FFFFO when signal is dropped. Signal must be 1 for at least 4 clock cycles.
22	READY	I	Acknowledgment from memory or I/O interface that
53	TEST	ľ	Used in conjunction with the WAIT instruction in multiprocessing environments. A WAIT instruction will cause the CPU to idle, except for processing interrupts, until a 0 is applied to this pin - see Chap. 11.
24-31	-	•	Definition depends on mode - see Figs. 8-3 and 8-8.
32	RD	0-3	Indicates a memory or I/O read is to be performed.
33	MN/MX	I	CPU is in minimum mode when stranged to 15 % and 1
5	_		maximum mode when grounded.

### Common Pins - Min/Max Modes

5	1000		····· and the second of the se
343	BHE/S7	0-3	If D during first part of bus cycle this pin indicates that at least one byte of the current transfer is to be made on pins AD15-AD8; if 1 the transfer is made on AD7-AD0. Status S7 is output during the latter part of bus cycle, but, presently, S7 has not been assigned a meaning.
35-38	A19/56- A16/S3	0-3	During the first part of the bus cycle the upper 4 bits of the address are output and during the remainder of the bus cycle status is output. S3 and S4 indicate the segment register being used as follows:
			S4 S3 Register  C
			S5 gives the current setting of IF. S6 is always 0.
39 <sup>1</sup>	AD15	1/0-3	Same as AD14-ADD
40	VCC	-	Supply voltage - +5 V ± 10%

#### Pins - Min Mode

Pi	n Symbo	1 In/Out 3-State	Description Description	
24	INTA-	115101 30F	Indicates recognition of an interrupt request.	
26	it least to		LEGUE TO LEGIS CYCLES.	
25	ALE	0	Outputs a pulse at the beginning of the bus cycle	
			and is to indicate an address is available on the address pins.	
26	DEN	0-3	Output during the latter portion of the bus cycle	
			and is to inform the transceivers that the CPU is ready to send or receive data.	
27	DT/R	0-3	Indicates to the set of transceivers whether they are to transmit (1) or receive (0) data.	
28	M/10	0-3	Distinguishes a memory transfer from an I/O transfer. For a memory transfer it is 1.	
59	- WR	0-3	When 0, it indicates a write	
	or of sing		performed. It is used in conjunction with pins $(M/\overline{10})$ and $32$ $(\overline{RD})$ to specify the type of transfer	
30	HLDA	0	Outputs a bus grant to a requesting master. Pins with tristate gates are put in high impedance state while HLDA=1.	
31	HOLD		Receives bus requests from bus masters. The 8086/8088 will not gain control of the bus until this signal is dropped.	
For	the 8088,	the symbol	is IO/M and a 1 indicates an I/O to-	

For the 8088, the symbol is  $10/\overline{M}$  and a 1 indicates an I/O transfer.

Pin	Symbol	In/Out 3-State	Description
24,25	QS1,QS0	0	Reflects the status of the instruction queue. This status indicates the activity in the queue during the previous clock cycle - see Chap. 11.
26,27,28	\$0,\$1,\$2	0-3	Indicates the type of transfer to take place during the current bus cycle:
			S2   S1   S0
			(1 represents high and 0 represents low.) The status becomes active prior to the beginning of a bus cycle and returns to inactive during the later part of the cycle.
29	LOCK	0-3	Indicates the bus is not to be relinquished to other potential bus masters. It is initiated by a LOCK instruction prefix and is maintained until the end of the next instruction - see Chap. 11. It is also active during and between the two INTA pulses.
30	RQ/GT1	1/0	For inputting bus requests and outputting bus grants.
31	RQ/GTO	1/0	Same as $\overline{RQ}/\overline{GT1}$ except that a request on $\overline{RQ}/\overline{GT0}$ has higher priority.

## Pins Max Mode